ATTORNEY'S DOCKET NO U S DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FORM PCT 1390 SCHAUER ET AL -1 (PCT) REV. 5/93 TRANSMITTAL LETTER TO THE UNITED STATES U.S APPLICATION NO (if known, see 37 CFR 1 5) DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371 PRIORITY DATE CLAIMED INTERNATIONAL FILING DATE INTERNATIONAL APPLICATION NO. MARCH 4, 1999 MARCH 2, 2000 PCT/EP00/01800 TITLE OF INVENTION SEMICONDUCTOR WAFER COMPRISING A THIN EPITAXIAL SILICON LAYER AND METHOD FOR PRODUCING SAME APPLICANT(S) FOR DO/EO/US REINHARD SCHAUER; MARKUS BLIETZ; WILFRIED von AMMON; RÜDIGER SCHMOLKE Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information: X This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371. ___ This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. X This is an express request to begin national examination procedures (35 U.S.C. 371 (f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(l). 4 X A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date. Ū 5 X A copy of the International Application as filed (35 U.S.C. 371(c)(2) a. X is transmitted herewith (required only if not transmitted by the International Bureau) b. ____ has been transmitted by the International Bureau. c. ____ is not required, as the application was filed in the United States Receiving Office (RO/US). Ħ X A translation of the International Application into English (35 U.S.C. 371(c)(2)). Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)). a. ___ are transmitted herewith (required only if not transmitted by the International Bureau). b. ____ have been transmitted by the International Bureau. c. have not been made; however, the time limit for making such amendments has NOT expired. d. ___ have not been made and will not be made. A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). $9 \times X$ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). Items 11. to 16. below concern other document(s) or information included: 11. ___ An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 12. X An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. 13. X A FIRST preliminary amendment. ____ A SECOND or SUBSEQUENT preliminary amendment. 14. ____ A substitute specification. 15. ____ A change of power of attorney and/or address letter. 16. ___ Other items or information: Applicant Claims Priority under 35 U.S.C. §119 of German Application No. No. 199 09 557.4 filed March 4, 1999. Applicant Claims Priority under 35 U.S.C. §119 of German Application No. No. 100 04 623.1 filed February 3, 2000

Applicant Claims Priority under 35 U.S.C. §120 of: PCT No. PCT/EP00/01800 filed March 2, 2000

ABDI IOATTONING	27 CED 1 C			JC05 Rec'd PCT/PTO	0 2 AUG 2001
APPLICATION NO. (if known,	09/8906	56		PCT/EP00/10800	ATTORNEY'S DOCKET NO SCHAUER ET A' (PCT)
X The following	fees are submitted:		CALCULATIONS	PTO USE ONLY	
	37 CFR 1.492(a)(1)-(5)):				Ì
-		or JPO\$860.0			
		to USPTO (37 CFR 1.482	\$690.00		1
international search fe	ee (37 CFR 1.445(a)(2)) p	fee paid (37 CFR 1.82) no paid to USPTO\$1,000	0.00		,
	ed provisions of PCT Artic	to USPTO (37 CFR 1.482 cle 33(2)-(4) \$1 (PRIATE BASIC FEE AN	100.00	\$ 860.00	
Com 1 Com 2	· · · · · · · · · · · · · · · · · · ·			+	
	r furnishing the oath or de claimed priority date (37	cclaration later than 2 CFR 1.492(e)).	30 30	. ′	
Claims	Number Filed	Number Extra	Rate		T
Total Claims	12 - 20 =	- 0 -	X \$18.00	\$\$	<u> </u>
Independent Claims	3 - 3 =	- 0 -	X \$80.00	\$	
	laim(s) (if applicable)		+ \$270.00	\$	
autoropy C C C C C C C C C C C C C C C C C C C	TOTAL OF	ABOVE CALCULATION	ONS =	\$	
Reduction by 1/2 for Sm	all Entity status.			S	
		SUBTOTAL =		\$ 860.00	
Processing fee of \$130.0 months from the earliest	00 for furnishing the Engli claimed priority date (37	ish translation later than CFR 1.492(f)).	2030	\$	
		TOTAL NATIONAL FEE	<u> </u>	\$ 860.00	
Fee for recording the end	closed assignment (37 CF	FR 1.21(h)). The assignme FR 3.28, 3.31). \$40.00 pe	ent must be	See cover sheet attached to assign \$ to be charged to Deposit Acct	
Harris		TOTAL FEES ENCLOSI		\$ 860.00	
Transfer				Amount to be:	\$
				charged	\$
a. X A check in b. Please cha copy of th c. X The Comm overpayme	arge my Deposit Accordis sheet is enclosed. nissioner is hereby at ent, to Deposit According to the contract of the contract o	0.00 to cover the count No. 03-2468 in the count No. 03-2468 in the count No. 03-2468. A count No. 03-2468.	the amount of \$ny additional fees with duplicate copy of this	to cover the above fees. which may be required, or credit is sheet is enclosed.	t any
		imit under 37 CFR 1 ore the application to		not been met, a petition to rev	vive (37 CFR 1.137(a) or
SEND ALL CORRESPONDENCE TO: COLLARD & ROE, P.C. 1077 Northern Boulevard Roslyn, New York 11576-1696 (516) 365-9802 Edward R. Freedman Reg. No. 26,048					
Date of Deposit I hereby certify that the	his paper or fee is being	001 g deposited with the Un	nited States Postal Serv	vice "Express Mail Post Office to atents, Washington, D.C. 20231	Addressee" service under 37
			Lisă L. Vulpis	<u>O)-Ougos</u>	

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT:

SCHAUER ET AL 1 PCT

PCT SERIAL No: PCT/EP00/01800 PCT FILED:

MARCH 2, 2000

PRIORITY:

199 09 557.4 PRIORITY FILED: MARCH 4, 1999

PRIORITY:

100 04 623.1

PRIORITY FILED: FEBRUARY 3, 2000

TITLE:

SEMICONDUCTOR WAFER COMPRISING A THIN EPITAXIAL SILICON LAYER AND METHOD FOR PRODUCING THE SAME

PRELIMINARY AMENDMENT

ATT: BOX PCT APPLICATION

Assistant Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

Preliminary to examination please amend the above-identified U.S. National Phase U.S. patent application as follows:

IN THE ABSTRACT:

Please insert the enclosed Abstract of the Disclosure attached hereto on its own separate page.

IN THE SPECIFICATION:

Please amend the Specification as follows:

On page 1, above the first paragraph and below the title, please insert the following paragraphs:

--CROSS REFERENCE TO RELATED APPLICATIONS

Applicants claim priority under 35 U.S.C. §119 of German Patent Application Serial No. 199 09 557.4, filed on March 4, 1999 and German Patent Application Serial No. 100 04 623.1 filed February 3, 2000. Applicants also claim priority under 35 U.S.C. §120 of International Application PCT/EP00/01800, filed on March 2, 2000. The International Application under PCT article 21(2) was not published in English.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a semiconductor wafer with a thin epitaxial layer, and a process for producing the semiconductor wafer by depositing the layer on a substrate wafer made of monocrystalline silicon.--

On page 1 between the first paragraph and the second paragraph, please insert the following paragraphs:

-- 2. The Prior Art

EP-829559 Al discloses a process for producing semiconductor wafers with a low defect density, it being necessary to provide a single crystal which has to be pulled with forced cooling or has to have a specific oxygen and nitrogen

concentration, and semiconductor wafers obtained from the single crystal having to be subjected to heat treatment. EP-644588 Al relates to a semiconductor wafer having an epitaxially provided layer which has a low defect density and originates from a single crystal pulled at a pulling rate of at more 0.6 mm/min.--

On page 2, between the top paragraph and the first complete paragraph on this page, please insert:

--SUMMARY OF THE INVENTION--

On Page 2, please cancel the second complete paragraph on this page, and please rewrite by replacing with the following paragraph:

--The invention relates to a semiconductor wafer comprising a substrate wafer made of monocrystalline silicon and an epitaxial layer deposited thereon, which is characterized in that the substrate wafer has a resistivity of from 0.1 to 50 Ω cm, an oxygen concentration of less than 7.5*10¹⁷ atcm⁻³, and a nitrogen concentration of from 1*10⁻¹³ to 5*10¹⁵ atcm⁻³, and the epitaxial layer has a thickness of from 0.2 to 1.0 μ m and has a surface on which fewer than 30 LLS defects with a size of more than 0.085 μ m can be detected.—

On page 6, in the line above the word "Example", please insert:

-- DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS--

A Marked-up Version of Amended Specification Pages 1, 2 and 6 is enclosed.

IN THE CLAIMS:

Please cancel claims 1 to 12 without prejudice, and please insert new claims 13 to 24.

13. A semiconductor wafer, comprising

a substrate wafer made of monocrystalline silicon and an epitaxial layer deposited thereon;

said substrate wafer having a resistivity of from 0.1 to 50 Ω cm, an oxygen concentration of less than $7.5*10^{17}$ atcm⁻³ and a nitrogen concentration of from $1*10^{13}$ to $5*10^{15}$ atcm⁻³; and

the epitaxial layer has a thickness of from 0.2 to 1.0 μm and has a surface on which fewer than 30 LLS defects with a size of more than 0.085 μm can be detected.

- 14. The semiconductor wafer as claimed in claim 13, wherein the oxygen concentration of the substrate wafer is less than $6.5*10^{17}$ atcm⁻³.
- 15. The semiconductor wafer as claimed in claim 13, wherein the nitrogen concentration of the substrate wafer lies in a range of from $1*10^{14}$ to $5*10^{14}$ atcm⁻³.

16. A process for producing a semiconductor wafer with an epitaxial layer by depositing the layer on a substrate wafer made of monocrystalline silicon, by a sequence of steps comprising:

providing a substrate wafer, having a resistivity of from 0.1 to 50 Ω cm, an oxygen concentration of less than $7.5*10^{17}$ atcm⁻³ and a nitrogen concentration of from $1*10^{13}$ to $5*10^{15}$ atcm⁻³;

heating the substrate wafer in a deposition reactor to a deposition temperature of at least 1120°C to 1170°C; and

immediately after the deposition temperature has been reached, depositing of the epitaxial layer with a thickness of from 0.2 to 1.0 μm .

17. A process for producing a semiconductor wafer with an epitaxial layer by depositing the layer on a substrate wafer made of monocrystalline silicon, by a sequence of steps comprising:

providing a substrate wafer by separating the substrate wafer from a single crystal which has been pulled according to the Czochralski process and subjected to forced cooling,

said substrate wafer having a resistivity of from 0.1 to 50 Ω cm, an oxygen concentration of less than $7.5*10^{17}$ atcm⁻³ to $5*10^{15}$ atcm⁻³;

heating of the substrate wafer in a deposition reactor to a deposition temperature of at least 1120°C; and

immediately after the deposition temperature has been reached, depositing the epitaxial layer with a thickness of from 0.2 to 1.0 μm_{\star}

- 18. The process as claimed in claim 16, comprising pulling a single crystal from a melt in accordance with the Czochralski process, and at least 90 minutes elapsing before the single crystal has passed through a temperature range of from 1050°C to 900°C, the single crystal serving as a source for the providing of the substrate wafer, and the deposition temperature during the depositing of the epitaxial layer is from 1120°C to 1170°C.
- 19. The process as claimed in claim 16, comprising pulling a single crystal from a melt in accordance with the Czochralski process and not more than 40 minutes elapsing before the single crystal, with application of forced cooling, has passed through the temperature range from 1050°C to 900°C, the single crystal serving as a source for the providing of the substrate wafer, and the deposition temperature during the depositing of the epitaxial layer is from 1120°C to 1200°C.
- 20. The process as claimed in claim 19, wherein the deposition temperature is from 1130°C to 1190°C.
- 21. The process as claimed in claim 16, comprising heating the substrate wafer to the deposition temperature in a gas atmosphere being selected from the group of gases consisting of hydrogen, argon, helium and mixtures of these gases.

- 22. The process as claimed in claim 16, comprising depositing the epitaxial layer in a deposition atmosphere containing a deposition gas and a dopant gas, the deposition gas being selected from the group of gases consisting of trichlorosilane, silane, dichlorosilane, tetrachlorosilane and mixtures of these gases; and the dopant gas is selected from the group of gases consisting of diborane, phosphine and arsine.
- 23. The process as claimed in claim 16, comprising depositing the epitaxial layer within a deposition time of from 1 to 10 s.
- 24. The process as claimed in claim 16, comprising cleaning the deposition reactor with an etching gas or plasma at the earliest after an epitaxial layer has been deposited on 50 substrate wafers in succession.

<u>REMARKS</u>

The amendments to this patent application are as follows. An Abstract of the Disclosure on its own separate sheet has been added. The Specification has been amended to include a cross reference to related applications and to include changes made in the International Office. The specification has also been amended to include the section headings required by U.S. practice.

Amendments to the claims are to remove the multiple dependency of

certain claims, and to include revisions made in the International Office.

No new matter has been introduced by this Amendment. Entry and consideration of this Amendment is respectfully requested.

Respectfully submitted,

Reinhard SCHAUER ET AL 1 PCT

By:

Allison C. Collard, Reg. No. 22,532

Edward R. Freedman, Reg. No. 26,048

Attorneys for Applicant

COLLARD & ROE, P.C. 1077 Northern Boulevard Roslyn, NY 11576 (516) 365-9802

Encl.:

- 1. Abstract of the Disclosure
- 2. Marked-up Version of Pages 1, 2 and 6 of the Specification

Express Mail No. EL 871 446 549 US
Date of Deposit AUGUST 2, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10, on the date indicated above, and is addressed to the Ass't. Commissioner for Patents, Washington, D.C. 20231

Lisa L. Vulpis

Lisa L. Vulpis

ABSTRACT OF THE DISCLOSURE

A semiconductor wafer is made of a silicon substrate wafer and an epitaxial silicon layer deposited thereon. The substrate wafer has a specific resistance of 0.1 to 50 Ω cm, an oxygen concentration of less than 7.5*10¹⁷ atcm⁻³ and a nitrogen concentration of 1*10¹³ to 5*10¹⁵ atcm⁻³. The epitaxial layer is 0.2 to 1.0 μ m thick and has a surface on which fewer than 30 LLS (localized light scattering) defects which are greater in size than 0.085 μ m can be detected. A method for producing the semiconductor wafer has a sequence of steps for providing the substrate wafer with the aforementioned features; heating the substrate wafer in a deposition reactor to a deposition temperature of at least 1120°C; and depositing the epitaxial layer thereon with a thickness of 0.2 to 1.0 μ m, immediately after the deposition temperature has been reached.

MARKED-UP VERSION

OF SPECIFICATION

EP 0000018Q0

JCG5 Resid PUT/PTO Semiconductor wafer with a thin epitaxial layer, and

process for producing the semiconductor wafer <u>CROSS = REFERENCE</u> TO <u>RECATED APPLICATIONS</u> BASKGROUND OF THE INVENTION

The invention relates to a semiconductor wafer with a thin epitaxial layer, and a process for producing the semiconductor wafer by depositing the layer substrate wafer made of monocrystalline silicon.

2. The Prior Art

EP-829559 A1 discloses a process for producing semiconductor wafers with a low defect density, being necessary to provide a single crystal which has to be pulled with forced cooling or has to have a oxygen and nitrogen concentration, semiconductor wafers obtained from the single crystal having to be subjected to heat treatment. EP-644588 A1 relates to a semiconductor wafer having an epitaxially provided layer which has a low defect density originates from a single crystal pulled at a pulling rate of at most 0.6 mm/min.

20

35

15

M

m

Ħ

M C

T.

10

At the present time intensive investigations are under way with the aim of establishing which features semiconductor wafers with an epitaxial layer have to have in order to qualify them as a base material for the production of modern CMOS components. According to 25 the publication in Jpn. J. Appl. Phys. Vol. 36 (1997), 2565-2570, a semiconductor wafer comprising a p-doped substrate wafer and a likewise p-doped epitaxial layer having a thickness of 1 µm 30 particularly suitable for large scale integrated CMOS applications. This appraisal is also supported by the publication in Electrochemical Society Proceedings Volume 98-1, pp. 855-861. However, this paper also draws attention to light-scattering defects (light point defects) surface which onthe occur semiconductor wafer with a thin epitaxial layer but do not adversely affect the GOI (gate oxide integrity).

AMENDED SHEET

30

35

10.

.The abovementioned defects are called LLSs (localized light scatterers) by experts. Despite their indifferent behavior with regard to the GOI, the LLSs undesirable to manufacturers of integrated circuits, which is also demonstrated by the fact that the ITRS (International Roadmap For Semiconductors) demands that the number of LLSs with a size of greater than or equal to $0.085 \, \mu m$ be less than or equal to 38 semiconductor wafer with an epitaxial layer. This requirement applies to 0.18 μm technology and it must be assumed that as miniaturization advances (0.13 μm and below), an even more stringent requirement will be imposed on the number of LLSs. Moreover, the limit value of 38 LLSs represents a maximum value and it 15 should be taken into account that the number required industrial process capability must for an significantly less than that.

SUMMARY OF THE LIVENTION

The object of the invention was to provide a semiconductor wafer with an epitaxial layer which is suitable for modern CMOS applications, particularly small number of LLSs and requires comparatively low production costs. The object of the invention is, moreover, to specify a process for producing the semiconductor wafer.

invention relates to a semiconductor wafer, comprising a substrate wafer made of monocrystalline silicon and an epitaxial layer deposited thereon, which is characterized in that the substrate wafer has a resistivity of from 0.1 to 50 Ω cm, an than $7.5*10^{17} \text{ atcm}^{-3}$ and concentration of less nitrogen concentration of from $1*10^{-13}$ to $5*10^{15}$ atcm⁻³, and the epitaxial layer has a thickness of from 0.2 to $1.0 \ \mu m$ and has a surface on which fewer than $30 \ LLS$ defects with a size of more than $0.085 \, \mu m$ can be detected.

After the deposition of the epitaxial layer, the semiconductor wafer, preferably in an atmosphere of hydrogen, is brought to a discharge temperature of preferably from 850 to 950°C and discharged from the deposition reactor.

It is possible to coat at least 50, preferably up to 200, substrate wafers in succession before the deposition reactor has to be cleaned with an etching gas or a plasma.

Semiconductor wafers produced according to the invention were compared with conventionally produced semiconductor wafers with regard to LLSs.

15 DETALCED DESCRIPTION OF PREFERRED EMBODIMENTS

The semiconductor wafers produced according to the invention comprised a substrate wafer made of silicon with a resistivity of 12 Ω cm (p-type doping), on which an epitaxial layer having a layer thickness of 0.5 μ m and a resistivity of 1.5 Ω cm had been grown. The deposition temperature was from 1130 to 1190°C. The substrate wafers were of type I and type II.

25

30

35

invention.

20

5

10

of the conventionally produced the case semiconductor wafers, the substrate wafers originated single crystal pulled according a Czochralski method without any doping with nitrogen. Substrate wafers from a single crystal pulled in this way are referred to below as reference I substrate wafers, if the single crystal had been cooled without forced cooling. In the case of the substrate wafers referred to as reference II substrate wafers, the corresponding single crystal was subjected to forced cooling. The epitaxial layer was deposited under the same conditions as those prevailing for the semiconductor wafers produced according to the

JC05 Rec'd PCT/PTO 0 2 AUG 2001 PCT/EP00/01800

WO 00/52234

Semiconductor wafer with a thin epitaxial silicon layer, and production process

The invention relates to a semiconductor wafer with a thin epitaxial layer, and a process for producing the semiconductor wafer by depositing the layer on a substrate wafer made of silicon.

At the present time intensive investigations are under the aim of establishing which way with 10 semiconductor wafers with an epitaxial layer have to have in order to qualify them as a base material for the production of modern CMOS components. According to the publication in Jpn. J. Appl. Phys. Vol. 36 (1997), pp. 2565-2570, a semiconductor wafer comprising a p-doped 15 substrate wafer and a likewise p-doped epitaxial layer having a thickness of 1 μm is particularly suitable for large scale integrated CMOS applications. This appraisal is also supported by the publication in Electrochemical Society Proceedings Volume 98-1, pp. 855-861. However, 20 this paper also draws attention to light-scattering defects (light point defects) on the surface which occur in a semiconductor wafer with a thin epitaxial layer but do not adversely affect the GOI (gate oxide integrity). The abovementioned defects are called LLSs (localized 25 light scatterers) by experts. Despite their indifferent behavior with regard to the GOI, the LLSs are undesirable to manufacturers of integrated circuits, which is also demonstrated by the fact that the ITRS (International 30 Roadmap For Semiconductors) demands that the number of LLSs with a size of greater than or equal to 0.085 μm be less than or equal to 38 per semiconductor wafer with an epitaxial layer. This requirement applies to 0.18 μm technology and it must be assumed that as miniaturization 35 advances (0.13 μm and below), an even more stringent requirement will be imposed on the number of LLSs. Moreover, the limit value of 38 LLSs represents a maximum value and it should be taken into account that the number required for an industrial process capability must be 40 significantly less than that.

The invention of the was to provide semiconductor wafer with an epitaxial layer which is suitable for modern CMOS applications, has a particularly small number of LLSs and requires comparatively low production costs. The object of the invention is, moreover, to specify a process for producing semiconductor wafer.

The invention relates to semiconductor a 10 comprising a substrate wafer made of silicon and an epitaxial layer deposited thereon, which is characterized in that the substrate wafer has a resistivity of from 0.1 Ω cm, an oxygen concentration of less $7.5*10^{17} \text{ atcm}^{-3}$ and a nitrogen concentration of from $1*10^{-13}$ to $5*10^{15} \text{ atcm}^{-3}$, and the epitaxial layer has a thickness 15 of from 0.2 to 1.0 μm and has a surface on which fewer than 30 LLS defects with a size of more than 0.085 μm can be detected.

- 20 The invention also relates to a process for producing a semiconductor wafer with an epitaxial layer by depositing the layer on a substrate wafer made of silicon, which is characterized by a sequence of steps comprising: the provision of the substrate wafer, the substrate wafer
- 25 having a resistivity of from 0.1 to 50 $\Omega\text{cm}\text{,}$ an oxygen concentration of less than 7.5*1017 atcm-3 and a nitrogen concentration of from 1*10¹³ to 5*10¹⁵ atcm⁻³; the heating of the substrate wafer in a deposition reactor to a deposition temperature of at least 1120°C;
 - and immediately after the deposition temperature has been reached, the deposition of the epitaxial layer with a thickness of from 0.2 to 1.0 μm .
- Investigations by the inventors have revealed that the combination of the abovementioned process steps and the fact of the abovementioned material parameters being taken into account afford a semiconductor wafer with an epitaxial layer which wholly satisfies the requirements imposed. With regard to the supposition that can be 40 derived from the abovementioned prior art, according to which the number of LLSs can be kept low only by having

the thickest possible epitaxial layer (>=3 μ m), the result of the investigations is surprising because it shows that extremely low LLSs densities are possible even with layer thicknesses of from 0.2 to 1 μm. The small 5 thicknesses and the fact that the proposed process manages without a so-called baking step before the deposition of the epitaxial layer account for a distinct cost advantage over known processes. Thus, the throughput of semiconductor wafers per hour can be increased by up to threefold.

In order to achieve the required properties with regard to the LLSs density, a substrate wafer is required which has a resistivity of from 0.1 to 50 Ωcm , an oxygen concentration of less than 7.5*10¹⁷ atcm⁻³, particularly preferably of less than 6.5*10¹⁷ atcm⁻³, and a nitrogen concentration of from 1*10¹³ to 5*10¹⁵ atcm⁻³, particularly preferably of from 1*10¹⁴ to 5*10¹⁴ cm⁻³, and is preferably cut from a single crystal that has been pulled according 20 to the Czochralski method. As far as the deposition of the epitaxial layer is concerned, it is important that deposition be effected at a deposition temperature of from 1120 to 1200°C, with account being taken of the type of substrate wafer.

- In this case, an elevated deposition temperature has the 25 advantage fundamental of reducing so-called counts", that is to say large defects on the epitaxial layer which can lead to losses in yield for semiconductor component manufacturers.
- 30 A single crystal from which substrate wafers having the desired properties can be separated can be produced for example according to a process as described DE-198 23 962 A. In the process, the single crystal is pulled from a melt according to the Czochralski method and, during this, is additionally doped with nitrogen. In accordance with one embodiment of the invention, at least 90 min elapse before single crystal material that has just crystallized has passed through the temperature range from 1050 to 900°C. This is normally the case when

40 the single crystal cools by itself, in other words forced cooling of the single crystal is dispensed with. The

20

25

epitaxial layer is deposited on a substrate wafer which originates from a single crystal pulled in such a way and is referred to below as a type I substrate wafer, at a deposition temperature of from 1120 to 1170°C, preferably from 1130 to 1160°C.

In accordance with a further embodiment of the invention, the single crystal is pulled according to the Czochralski process and subjected to forced cooling in this case. As a result, at most 40 min elapse before single crystal material that has just crystallized has passed through the temperature range from 1050 to 900°C. The pulling installation must be provided with a forced cooling arrangement in order to ensure that the single crystal is cooled rapidly. A cooling apparatus in accordance with EP-725 169 A1 is preferably used during the pulling of the single crystal. The epitaxial layer is deposited on a substrate wafer which originates from a single crystal pulled in such a way and is referred to below as a type II substrate wafer, at a deposition temperature of from 1120 to 1200°C, preferably from 1130 to 1190°C, which corresponds to a distinctly wider process window in the epitaxial deposition by comparison with type I and thus distinctly facilitates optimization with regard to economic efficiency.

For the deposition of the epitaxial layer, the substrate wafer is loaded into a deposition reactor. A single-wafer reactor with an automatic wafer loading and discharging mechanism is preferred. The temperature in the reactor should already have a comparatively high value, at the very least 800°C, in the course of loading. A temperature of at least 850°C is preferred, and a temperature of at least 900°C is particularly preferred.

35 The substrate wafer is subsequently heated to a deposition temperature in a gas atmosphere. The gas atmosphere is preferably selected from a group of gases which includes hydrogen, argon, helium and any desired mixtures of the gases mentioned. A gas atmosphere of 40 hydrogen is particularly preferred.

25

As soon as the deposition temperature has been reached, the deposition of the epitaxial layer with a thickness of from 0.2 to 1 μ m, preferably from 0.3 to 0.6 μ m, is begun by an atmosphere of deposition gas and dopant gas being added to the gas atmosphere. A so-called baking step, in kept at deposition which the substrate wafer is temperature in the gas atmosphere for a period of time, for example from 5 to 60 s, is not performed. deposition gas is preferably selected from a group of 10 gases which includes trichlorosilane, desired dichlorosilane, tetrachloro-silane and any mixtures of the gases mentioned. Trichlorosilane is particularly preferred. The dopant gasis preferably selected from a group of gases which includes diborane, phosphine and arsine. Diborane is particularly preferred.

The deposition time is preferably from 1 to 10 particularly preferably from 1 to 5 s. Preference is given, moreover, to setting the resistivity of the 20 epitaxial layer to from 0.5 to 50 Ω cm.

layer, the deposition of the epitaxial the semiconductor wafer, preferably in an atmosphere of is brought to a discharge temperature of preferably from 850 to 950°C and discharged from the deposition reactor.

It is possible to coat at least 50, preferably up to 200, substrate wafers in succession before the deposition reactor has to be cleaned with an etching gas or a 30 plasma.

Semiconductor wafers produced according to the invention were compared with conventionally produced semiconductor wafers with regard to LLSs. 35

Example:

The semiconductor wafers produced according to invention comprised a substrate wafer made of silicon with a resistivity of 12 Ω cm (p-type doping), on which an epitaxial layer having a layer thickness of 0.5 μm and a resistivity of 1.5 Ωcm had been grown. The deposition temperature was from 1130 to 1190°C. The substrate wafers were of type I and type II.

5

In the case of the conventionally produced semiconductor wafers, the substrate wafers originated from a single crystal pulled according to the Czochralski method without any doping with nitrogen. Substrate wafers from a single crystal pulled in this way are referred to below as reference I substrate wafers, if the single crystal had been cooled without forced cooling. In the case of the substrate wafers referred to as reference II substrate wafers, the corresponding single crystal was subjected to forced cooling. The epitaxial layer was deposited under the same conditions as those prevailing for the semiconductor wafers produced according to the invention.

20 Tables 1 and 2 below verify that the combined selection of substrate wafer and deposition temperature is of crucial importance when what matters is minimizing the number of LLSs.

Table 1:

:	LLS>0.085 μm	Type I substrate wafer*)	Reference I substrate wafer*)
5	1130°C deposition temp.	18 (+)	40 (-)
	1190°C deposition temp	98 (-)	1167 (-)

10 Table 2:

15

20

25

LLS>0.085 μm	Type II substrate wafer*)	Reference II substrate wafer*)
1130°C deposition temp.	15 (+)	820 (-)
1190°C deposition temp	12 (+)	1389 (-)

*) +/-: satisfies/does not satisfy the requirements of the most modern generations of components.

Furthermore, the dramatic throughput advantage of the wafers produced according to the invention compared with wafers that are epitaxially coated in a conventional manner can be seen from Table 3. The throughput advantage results directly in a corresponding cost advantage.

Table 3:

		Semiconductor wafer according to the invention	Reference wafer ***)
30	Throughput (wafers/hour)**)	. 90	30
	Relative costs of the epitaxial coating per wafer	0.33	1
35			

**) for a 3-chamber single-wafer reactor

***) 3 µm standard epitaxy

25

Patent Claims:

- 1. A semiconductor wafer, comprising a substrate wafer made of silicon and an epitaxial layer deposited thereon, characterized in that the substrate wafer has a resistivity of from 0.1 to 50 Ω cm, an oxygen concentration of less than 7.5*10¹⁷ atcm⁻³ and a nitrogen concentration of from 1*10¹³ to 5*10¹⁵ atcm⁻³, and the epitaxial layer has a thickness of from 0.2 to 1.0 μ m and has a surface on which fewer than 30 LLS defects with a size of more than 0.085 μ m can be detected.
- The semiconductor wafer as claimed in claim 1, characterized in that the oxygen concentration of the substrate wafer is less than 6.5*10¹⁷ atcm⁻³.
 - 3. The semiconductor wafer as claimed in claim 1 or claim 2, characterized in that the nitrogen concentration of the substrate wafer lies in a range of from 1*10¹⁴ to 5*10¹⁴ atcm⁻³.
 - 4. A process for producing a semiconductor wafer with an epitaxial layer by depositing the layer on a substrate wafer made of silicon, characterized by a sequence of steps comprising: the provision of the substrate wafer, the substrate wafer having a resistivity of from 0.1 to 50 Ω cm, an
- oxygen concentration of less than $7.5*10^{17}$ atcm⁻³ and a nitrogen concentration of from $1*10^{13}$ to $5*10^{15}$ atcm⁻³;
 - the heating of the substrate wafer in a deposition reactor to a deposition temperature of at least 1120°C; and
- immediately after the deposition temperature has been reached, the deposition of the epitaxial layer with a thickness of from 0.2 to 1.0 μm .
- 5. The process as claimed in claim 4, characterized in that a single crystal is pulled from a melt in accordance with the Czochralski process, and at least 90 min elapse before the single crystal has passed through the temperature range from 1050 to

900°C, the single crystal serving as a source for the provision of the substrate wafer, and the deposition temperature during the deposition of the epitaxial layer is from 1120 to 1170°C.

- 5
 6. The process as claimed in claim 5, characterized in that the deposition temperature is from 1130 to 1160°C.
- The process as claimed in claim 4, characterized in that a single crystal is pulled from a melt in accordance with the Czochralski process and not more than 40 min elapse before the single crystal, with application of forced cooling, has passed through the temperature range from 1050 to 900°C, the single crystal serving as a source for the provision of the substrate wafer, and the deposition temperature during the deposition of the epitaxial layer is from 1120 to 1200°C.
 - 8. The process as claimed in claim 7, characterized in that the deposition temperature is from 1130 to 1190°C.
- 25 9. The process as claimed in one of claims 4 to 8, characterized in that the substrate wafer is heated to the deposition temperature in a gas atmosphere, the gas atmosphere being selected from a group of gases which includes hydrogen, argon, helium and any desired mixtures of the gases mentioned.
- 10. The process as claimed in one of claims 4 to 9, characterized in that the epitaxial layer is deposited in a deposition atmosphere containing a deposition gas and a dopant gas, the deposition gas being selected from a group of gases which includes trichlorosilane, silane, dichlorosilane, tetrachlorosilane and any desired mixtures of the gases mentioned, and the dopant gas being selected from a group of gases which includes diborane, phosphine and arsine.

10

- 11. The process as claimed in one of claims 4 to 10, characterized in that the epitaxial layer is deposited within a deposition time of from 1 to 10 s.
- 12. The process as claimed in one of claims 4 to 11, characterized in that the deposition reactor is subjected to cleaning with an etching gas or plasma at the earliest after an epitaxial layer has been deposited on 50 substrate wafers in succession.

As a below named inventor, I hereby declare that:

the specification of which (check only one item below):

My residence, post office address and citizenship are as stated below next to my name, REINHARD SCHAUER; DR. MARKUS BLIETZ; DR. WILFRIED VON AMMON; DR. RUDIGER SCHMOLKE,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SEMICONDUCTOR WAFER COMPRISING A THIN EPITAXIAL SILICON LAYER AND METHOD FOR PRODUCING SAME

[] i	s attached hereto.		
· [] v	vas filed as United States application		
S	Serial No.		
C	on		,
* 2	and was amended		
	on	(if appli	cable).
[X] v	vas filed as PCT international applica	ution	
Ī	Number PCT/EP00/01800 filed		
C	on <u>MARCH 2, 2000</u>		
2	and was amended under PCT Article	19	
	on	(if appli	cable).
I acknowledge the accordance with The Interest of inventor's the United States of inventor's certification.	d by any amendment referred to above the duty to disclose information which fitle 37. Code of Federal Regulations, are priority benefits under Title 35, Us certificate or of any PCT international of America listed below and have also te or any PCT international application filed by me on the same subject matter laimed:	h is material to the examinat §1.56(a). United States Code, §119 of an lapplication(s) designating at be identified below any foreign n(s) designating at least one co	y foreign application(s) for least one country other than application(s) for patent or buntry other than the United
PRIOR FOREIGN/PCT AF	PPLICATION(S) AND ANY PRIORI	TY CLAIMS UNDER 35 U.S	.C. 119:
COUNTRY (if PCT, indicate "PCT")	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 USC 119
GERMANY	199 09 557.4	4 MARCH 1999	[X]YES []NO
GERMANY	100 04 623 1	3 FEBRUARY 2000	[X]YES []NO
			[]YES []NO
			[]YES []NO
TO 1391 (REV. 10/83)	Pag	: 1 of 3 U.S. DEPARTMENT OF COMME	ERCE Patent and Trademark Office

	(Includes Defended to DCT International Applications)						ATTORNEY'S DOCKET NUMBER SCHAUER ET AL 1 PCT		
I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.									
app of the State §1.5	ereby claim the lication(s) design his application tes Code, §112,	ion Number) be benefit under Title 35, Ugnating the United States of is not disclose in that/those I acknowledge the duty to curred between the filing date.	America tha prior applica disclose ma	Code, §120 t is/are listed ation(s) in thaterial inform	below and, insofar e manner provided nation as defined i	r as the subje by the first n Title 37,	ect matter of paragraph Code of Fe	f each of the claims of Title 35, United deral Regulations,	
		S. APPLICATIONS OR PO	CT INTERN	ATIONAL A	APPLICATIONS I	DESIGNAT	ING THE I	U.S. FOR	
<u> </u>	DETICITA	U.S. APPLICATIONS			1	STATUS	(Check One)		
1	U.S. APPLICATION	US FIL	ING DATE		PATENTED		VDING	ABANDONED	
	NUMBER								
	PCT	APPLICATIONS DESIGNATING	3 THE U.S.						
PC	T APPLICATION NO	PCT FILING DATE		L NUMBERS ED (1f any)			:		
						_			
Sen	EDWARI	1077 Nort	ation No. 26,	048; n No. 35,103 .C. ard	WILLIAM C. CO FREDERICK J. I. B REINE F Customer No. 258	ORCHAK, I. GLANZ,	Registratio Registratio Direct Telepl	on No. 29,298 on No. 46,728 hone Calls to: elephone number)	
2	FULL NAME OF INVENTOR	FAMILY NAME SCHAUER		FIRST GIVEN REINHA			SECOND GIVEN NAME		
0	RESIDENCE & CITIZENSHIP	LAUFEN DÉ	TY.		REIGN COUNTRY	COUNTRY OF CITIZENSE GERMANY			
1	POST OFFICE ADDRESS	POST OFFICE ADDRESS MOOSHAM 40a		D-83410 l	AUFFN		STATE & ZIP	CODE/COUNTRY	
2	FULL NAME OF INVENTOR	FAMILY NAME		FIRST GIVEN	NAME		SECOND GIV		
0	RESIDENCE & CITIZENSHIP	BLIETZ CITY TITTMONING	DEY	MARKUS STATE OR FO	REIGN COUNTRY	:	COUNTRY OF CITIZENSHII GERMANY		
2	POST OFFICE ADDRESS	POST OFFICE ADDRESS	G 10	CITY		:	STATE & ZIP	CODE/COUNTRY	
		WILHELMSEDERWE		TITTMO			GERMA		
like suc	ief are believed so made are p	at all statements made here to be true; and further that unishable by fine or imprise tatements may jeopardize t IOR 201	these statem onment, or b	ents were moth, under set the applica	ade with the know ection 1001 of Title	ledge that v e 18 of the l	villful false Inited State	statements and the	
<i>></i>	U. Yc	law		Y. U	a peg	-			
DAT	E Tuly	11,2001		PATE 2	uly 11, 02	001			
TO 139	1 (REV. 10/83)			Page 2 of 8	US DEPA	· ,	MMERCE Patent a	nd Trademark Office	

COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY (Includes Reference to PCT International Applications)

ATTORNEY'S DOCKET NUMBER SCHAUER ET AL 1 PCT

2	FULL NAME OF INVENTOR VON AMMON		FIRST GIVEN NAME WILFRIED		SECOND GIVEN NAME		
		VOII ANIMON		WIDFRIED			
0	RESIDENCE & CITIZENSHIP	CITY HOCHBURG/ACH	ATX	STATE OR FOREIGN COUNTRY AUSTRIA		COUNTRY OF CITIZENSHIP GERMANY	
4	POST OFFICE ADDRESS	POST OFFICE ADDRESS WANGHAUSEN 111		CITY A-5122 HOCHBURG/ACH		STATE & ZIP CODE/COUNTRY AUSTRIA	
2	FULL NAME OF INVENTOR	FAMILY NAME SCHMOLKE		FIRST GIVEN NAME RÜDIGER		SECOND GIVEN NAME	
0	RESIDENCE & CITIZENSHIP	BURGHAUSEN	SEX	STATE OR FOREIGN COUNTRY GERMANY		COUNTRY OF CITIZENSHIP GERMANY	
5	POST OFFICE ADDRESS	POST OFFICE ADDRESS WINDHAGER STRASS	E 10	CITY D-84489 BURGHAUS	CITY D-84489 BURGHAUSEN		
2	FULL NAME OF INVENTOR	FAMILY NAME		FIRST GIVEN NAME		SECOND GIVEN NAME	
2	RESIDENCE & CITIZENSHIP	ESIDENCE & CITY		STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP	
6	POST OFFICE ADDRESS	POST OFFICE ADDRESS		СІТҮ		STATE & ZIP CODE/COUNTRY	
2	FULL NAME OF INVENTOR	FAMILY NAME		FIRST GIVEN NAME		SECOND GIVEN NAME	
0	RESIDENCE & CITIZENSHIP	CITY		STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP	
7	POST OFFICE ADDRESS	POST OFFICE ADDRESS		CITY		STATE & ZIP CODE/COUNTRY	
2	FULL NAME OF INVENTOR	FAMILY NAME		FIRST GIVEN NAME		SECOND GIVEN NAME	
0	RESIDENCE & CITIZENSHIP	CITY		STATE OR FOREIGN COUNTRY		COUNTRY OF CITIZENSHIP	
8	POST OFFICE ADDRESS	POST OFFICE ADDRESS		CITY		STATE & ZIP CODE/COUNTRY	
2	FULL NAME OF INVENTOR	FAMILY NAME		FIRST GIVEN NAME		SECOND GIVEN NAME	
0	RESIDENCE & CITIZENSHIP	СІТУ	CITY		STATE OR FOREIGN COUNTRY		
9	POST OFFICE ADDRESS			СІТҮ		STATE & ZIP CODE/COUNTRY	
	I hereby declare that these staten of Title 18 of th	that all statements made herein of my own k ents were made with the knowledge that will e United States Code, and that such willful f	lful false statemen false statements m	its and the like so made are punishable t ay jeopardize the validity of the applica	y fine or imprisonment tion or any patent is:	ent, or both, under section 1001 suing thereon	
SIG	GNATURE OF INVENTO	OR 204 SIGN	TURE OF INVE	-1 //	SIGNATURE OF	INVENTOR 206	
DA V	DATE DATE DATE		1 /	(SMmMn 16 200 (DATE		
SI			TURE OF INVE			OF INVENTOR 209	
Di	ATE	DATE		DATE			